Table of Contents
Fetching ...

Characterization of Stitched Prototypes Chip for the ALICE ITS3 Upgrade

Michele Rignanese

TL;DR

The paper assesses stitched 65 nm CMOS MAPS prototypes (babyMOSS) for the ALICE ITS3 upgrade, validated with a CERN PS test-beam campaign using a 10 GeV pion beam. It demonstrates that both non-irradiated and irradiated devices achieve high detection efficiency (>99%), ultra-low fake-hit rates (<10^-6 per pixel per event), and spatial resolutions around 5 μm, meeting ITS3 requirements. The results confirm the viability of wafer-scale stitching, thinning, and cylindrical bending to achieve a low-material, radiation-tolerant vertex detector suitable for ITS3. Together, these findings support the large-scale deployment of stitched MAPS in the ITS3 inner layers, enabling improved tracking performance with a significantly reduced material budget.

Abstract

During LHC Long Shutdown 3, the ALICE experiment will replace the three innermost layers of its Inner Tracking System (ITS2) with a new vertex detector, the ITS3. This new detector will be assembled using wafer-scale, stitched Monolithic Active Pixel Sensors (MAPS) fabricated using a 65nm CMOS technology node, which will be thinned and bent to form truly cylindrical layers around the beam pipe. To validate the new technology, several prototypes were developed and extensively characterized. This work focuses on the results of a test beam campaign performed at the CERN PS in September 2024, using a \SI{10}{\giga\eV} pion beam, to estimate detection efficiency and spatial resolution of the babyMOSS prototype, a smaller version of the MOnolithic Stitched Sensor (MOSS). Both non-irradiated and irradiated chips are tested, and the results confirm that the prototypes meet the ITS3 requirements, demonstrating a detection efficiency above 99\%, with a fake-hit rate below 10$^{-6}$ hits/pixel/event and a spatial resolution around \SI{5}{\micro\meter}.

Characterization of Stitched Prototypes Chip for the ALICE ITS3 Upgrade

TL;DR

The paper assesses stitched 65 nm CMOS MAPS prototypes (babyMOSS) for the ALICE ITS3 upgrade, validated with a CERN PS test-beam campaign using a 10 GeV pion beam. It demonstrates that both non-irradiated and irradiated devices achieve high detection efficiency (>99%), ultra-low fake-hit rates (<10^-6 per pixel per event), and spatial resolutions around 5 μm, meeting ITS3 requirements. The results confirm the viability of wafer-scale stitching, thinning, and cylindrical bending to achieve a low-material, radiation-tolerant vertex detector suitable for ITS3. Together, these findings support the large-scale deployment of stitched MAPS in the ITS3 inner layers, enabling improved tracking performance with a significantly reduced material budget.

Abstract

During LHC Long Shutdown 3, the ALICE experiment will replace the three innermost layers of its Inner Tracking System (ITS2) with a new vertex detector, the ITS3. This new detector will be assembled using wafer-scale, stitched Monolithic Active Pixel Sensors (MAPS) fabricated using a 65nm CMOS technology node, which will be thinned and bent to form truly cylindrical layers around the beam pipe. To validate the new technology, several prototypes were developed and extensively characterized. This work focuses on the results of a test beam campaign performed at the CERN PS in September 2024, using a \SI{10}{\giga\eV} pion beam, to estimate detection efficiency and spatial resolution of the babyMOSS prototype, a smaller version of the MOnolithic Stitched Sensor (MOSS). Both non-irradiated and irradiated chips are tested, and the results confirm that the prototypes meet the ITS3 requirements, demonstrating a detection efficiency above 99\%, with a fake-hit rate below 10 hits/pixel/event and a spatial resolution around \SI{5}{\micro\meter}.
Paper Structure (7 sections, 1 equation, 8 figures)

This paper contains 7 sections, 1 equation, 8 figures.

Figures (8)

  • Figure 1: Schematic representation of the ITS3. Each layer is constituted by two wafer-scale sensors, bent around the beam pipe. The distance of the three layers from the beam pipe is of 19, 25.2 and 31.5 mm, respectively.
  • Figure 2: Schematic representation of the MOSS chip moss.
  • Figure 3: BabyMOSS chip bonded on its carrier board (\ref{['fig:babyMOSS']}). Different front-end flavours implemented in all the eight regions (\ref{['fig:babyMOSS_regions']}).
  • Figure 4: BabyMOSS chip bonded on its carrier board inside test beam support (\ref{['fig:babyMOSS_support']}). BabyMOSS telescope with PMT (\ref{['fig:telescope']}). The distance between the planes is set to 2.5cm. Each babyMOSS is readout by the DAQ-Raiser system, which is constituted by the DAQ board and the Raiser board acting as an interface between the DAQ board and the carrier board, where the chip is bonded.
  • Figure 5: Detection efficiency and FHR for the non-irradiated device for Top HU (\ref{['fig:eff_W22C7_top']}) and Bottom HU (\ref{['fig:eff_W22C7_bottom']}). The threshold ranges in which efficiency is above 99% and FHR below $10^{-6}$ hits/pixel/event are highlighted for each region.
  • ...and 3 more figures