Logo
ScienceStack
Table of Contents
Fetching ...
Sign In

Towards Quantum-Resistant Trusted Computing: Architectures for Post-Quantum Integrity Verification Techniques

Grazia D'Onghia, Antonio Lioy

TL;DR

The paper addresses the quantum threat to trusted computing by proposing an end-to-end PQC integration for firmware and runtime integrity verification. It analyzes Secure Boot, Measured Boot, and Remote Attestation, surveys standardized PQC algorithms, and recommends a two-path architecture that supports both ARM fTPM TrustZone and x86 TPM deployments with hybrid PQ-signature handling. Key contributions include guidance on selecting PQC primitives for each trust anchor, a detailed PQ-enabled architectural blueprint, and a plan for evaluating overhead and interoperability. This work advances practical, scalable quantum-resistant trust chains for devices from edge to cloud, aligning with CNSA 2.0 priorities and facilitating a phased transition from legacy to PQ-native ecosystems.

Abstract

Trust is the core building block of secure systems, and it is enforced through methods to ensure that a specific system is properly configured and works as expected. In this context, a Root of Trust (RoT) establishes a trusted environment, where both data and code are authenticated via a digital signature based on asymmetric cryptography, which is vulnerable to the threat posed by Quantum Computers (QCs). Firmware, being the first layer of trusted software, faces unique risks due to its longevity and difficult update. The transition of firmware protection to Post-Quantum Cryptography (PQC) is urgent, since it reduces the risk derived from exposing all computing and network devices to quantum-based attacks. This paper offers an analysis of the most common trust techniques and their roadmap towards a Post-Quantum (PQ) world, by investigating the current status of PQC and the challenges posed by such algorithms in existing Trusted Computing (TC) solutions from an integration perspective. Furthermore, this paper proposes an architecture for TC techniques enhanced with PEC, addressing the imperative for immediate adoption of quantum-resistant algorithms.

Towards Quantum-Resistant Trusted Computing: Architectures for Post-Quantum Integrity Verification Techniques

TL;DR

The paper addresses the quantum threat to trusted computing by proposing an end-to-end PQC integration for firmware and runtime integrity verification. It analyzes Secure Boot, Measured Boot, and Remote Attestation, surveys standardized PQC algorithms, and recommends a two-path architecture that supports both ARM fTPM TrustZone and x86 TPM deployments with hybrid PQ-signature handling. Key contributions include guidance on selecting PQC primitives for each trust anchor, a detailed PQ-enabled architectural blueprint, and a plan for evaluating overhead and interoperability. This work advances practical, scalable quantum-resistant trust chains for devices from edge to cloud, aligning with CNSA 2.0 priorities and facilitating a phased transition from legacy to PQ-native ecosystems.

Abstract

Trust is the core building block of secure systems, and it is enforced through methods to ensure that a specific system is properly configured and works as expected. In this context, a Root of Trust (RoT) establishes a trusted environment, where both data and code are authenticated via a digital signature based on asymmetric cryptography, which is vulnerable to the threat posed by Quantum Computers (QCs). Firmware, being the first layer of trusted software, faces unique risks due to its longevity and difficult update. The transition of firmware protection to Post-Quantum Cryptography (PQC) is urgent, since it reduces the risk derived from exposing all computing and network devices to quantum-based attacks. This paper offers an analysis of the most common trust techniques and their roadmap towards a Post-Quantum (PQ) world, by investigating the current status of PQC and the challenges posed by such algorithms in existing Trusted Computing (TC) solutions from an integration perspective. Furthermore, this paper proposes an architecture for TC techniques enhanced with PEC, addressing the imperative for immediate adoption of quantum-resistant algorithms.
Paper Structure (12 sections, 2 figures, 1 table)

This paper contains 12 sections, 2 figures, 1 table.

Table of Contents

  1. Introduction
  2. Trusted Computing techniques for Firmware and Software protection
  3. Secure Boot
  4. Measured Boot
  5. Remote Attestation
  6. Post-Quantum Cryptography
  7. Challenges of PQC integration in integrity verification techniques
  8. Secure Boot
  9. Measured Boot
  10. Remote Attestation
  11. Proposed Architecture
  12. Conclusion and Future Work

Figures (2)

  • Figure 1: General view of Secure boot and Measured boot.
  • Figure 2: High level architecture of the proposed solution.