Understanding Verbatim Memorization in LLMs Through Circuit Discovery
Ilya Lasy, Peter Knees, Stefan Woltran
TL;DR
This work addresses verbatim memorization in large language models by identifying minimal circuits that trigger and sustain memorized content. It develops two contrastive datasets on the Wikipedia subset of The Pile and applies Edge Attribution Patching with Integrated Gradients to extract compact, faithful circuits governing memorization. The authors find distinct circuits for initiation and maintenance, with trigger circuits capable of starting memorization and maintaining it, while maintenance-only circuits cannot initiate it. Cross-task and cross-corpus analysis shows memorization-prevention circuits generalize more robustly than memorization-induction circuits, offering practical implications for safer and more controllable LLM behavior.
Abstract
Underlying mechanisms of memorization in LLMs -- the verbatim reproduction of training data -- remain poorly understood. What exact part of the network decides to retrieve a token that we would consider as start of memorization sequence? How exactly is the models' behaviour different when producing memorized sentence vs non-memorized? In this work we approach these questions from mechanistic interpretability standpoint by utilizing transformer circuits -- the minimal computational subgraphs that perform specific functions within the model. Through carefully constructed contrastive datasets, we identify points where model generation diverges from memorized content and isolate the specific circuits responsible for two distinct aspects of memorization. We find that circuits that initiate memorization can also maintain it once started, while circuits that only maintain memorization cannot trigger its initiation. Intriguingly, memorization prevention mechanisms transfer robustly across different text domains, while memorization induction appears more context-dependent.
