Fault-Tolerant Stabilizer Measurements in Surface Codes with Three-Qubit Gates
Josias Old, Stephan Tasler, Michael J. Hartmann, Markus Müller
TL;DR
This work shows that stabilizer measurements for unrotated surface codes can be fault-tolerant using three-qubit gates with a single auxiliary qubit, reducing circuit depth and potentially speeding QEC cycles. Under an optimistic three-qubit depolarizing noise model, the logical threshold improves from about $0.76\%$ (CZ-based) to about $1.05\%$ (CZZ-based), and logical error rates can drop by an order of magnitude. The authors develop a formal framework of distinguishable fault sets to prove FT behavior, numerically verify FT for unrotated codes with NE/NW CZZ readout, and perform memory experiments with Stim to compare CZ and CZZ schemes. They demonstrate a cross-over in qubit resource requirements around $p \approx 0.3\%$, where unrotated codes with CZZ can reach target logical error rates with fewer physical qubits, highlighting the practical potential of multi-qubit gates for fault-tolerant QEC across platforms. This work thus motivates further exploration of multi-qubit gates and alternative QEC codes that can leverage FT stabilizer readout with reduced resource overheads.
Abstract
Quantum error correction (QEC) is considered a deciding component in enabling practical quantum computing. Stabilizer codes, and in particular topological surface codes, are promising candidates for implementing QEC by redundantly encoding quantum information. While it is widely believed that a strictly fault-tolerant protocol can only be implemented using single- and two-qubit gates, several quantum computing platforms, based on trapped ions, neutral atoms and also superconducting qubits support native multi-qubit operations, e.g. using multi-ion entangling gates, Rydberg blockade or parallelized tunable couplers, respectively. In this work, we show that stabilizer measurement circuits for unrotated surface codes can be fault-tolerant using single auxiliary qubits and three-qubit gates. These gates enable lower-depth circuits leading to fewer fault locations and potentially shorter QEC cycle times. Concretely, we find that in an optimistic parameter regime where fidelities of three-qubit gates are the same as those of two-qubit gates, the logical error rate can be up to one order of magnitude lower and the threshold can be significantly higher, increasing from $\approx 0.76 \%$ to $\approx 1.05 \%$. Our results, which are applicable to a wide range of platforms, thereby motivate further investigation into multi-qubit gates as components for fault-tolerant QEC, as they can lead to substantial advantages in terms of time and physical qubit resources required to reach a target logical error rate.
