Table of Contents
Fetching ...

Automated Formal Verification of Area-Optimized Safety Registers in Automotive SoCs

Shuhang Zhang, Bryan Olmos

TL;DR

This work tackles the challenge of reliably integrating area-optimized safety registers in automotive SoCs by automating formal verification. It introduces a framework that derives properties automatically from safety specifications (MoT) and the chosen area-optimization algorithm, then generates SVAs (MoV) to verify both original and merged designs with commercial tools. Key contributions include the three-part specification-flow (Specification Extraction, Property Definition, Property Generation), a set of property classes (Configurable Parameters, Safety Mode, Connectivity), and demonstrated reductions in manual verification effort while enabling early detection of integration bugs. The approach yields substantial efficiency gains and is adaptable to other safety libraries, thereby supporting earlier, more reliable verification of safety-critical components in automotive electronics.

Abstract

Registers are primary storage elements in System-on-chip~(SoC) designs and play an important role in maintaining state information and processing data in digital systems. With respect to the ISO26262 standard, these registers require high levels of reliability and fault tolerance. For this reason, safety-critical applications require that normal registers are equipped with additional safety components to construct safety registers, which ensure system stability and fault tolerance. However, the process of integrating these safety registers is complex and error-prone, because of highly-configurable features provided by a safety library such as parameterized modules and flexible safety structures. In addition, to address the overhead caused by the safety registers, we have applied area optimization techniques to their implementation. However, this optimization can make the integration process more susceptible to errors. To avoid any integration mistakes, rigorous verification is always required, but it is time-consuming and error-prone if the verification is implemented manually when dealing with numerous verification requests. To address these challenges, we propose an automated flow for the verification of safety registers with the formal approach. The results indicate that this automated verification approach has the potential to reduce the verification effort by more than 80\%. Additionally, it ensures a comprehensive examination of every requirement of this safety library, which is reflected in faster detection of bugs. The proposed framework can be replicated for the verification of other safety components enabling an early detection of potential issues and saving valuable time and resources.

Automated Formal Verification of Area-Optimized Safety Registers in Automotive SoCs

TL;DR

This work tackles the challenge of reliably integrating area-optimized safety registers in automotive SoCs by automating formal verification. It introduces a framework that derives properties automatically from safety specifications (MoT) and the chosen area-optimization algorithm, then generates SVAs (MoV) to verify both original and merged designs with commercial tools. Key contributions include the three-part specification-flow (Specification Extraction, Property Definition, Property Generation), a set of property classes (Configurable Parameters, Safety Mode, Connectivity), and demonstrated reductions in manual verification effort while enabling early detection of integration bugs. The approach yields substantial efficiency gains and is adaptable to other safety libraries, thereby supporting earlier, more reliable verification of safety-critical components in automotive electronics.

Abstract

Registers are primary storage elements in System-on-chip~(SoC) designs and play an important role in maintaining state information and processing data in digital systems. With respect to the ISO26262 standard, these registers require high levels of reliability and fault tolerance. For this reason, safety-critical applications require that normal registers are equipped with additional safety components to construct safety registers, which ensure system stability and fault tolerance. However, the process of integrating these safety registers is complex and error-prone, because of highly-configurable features provided by a safety library such as parameterized modules and flexible safety structures. In addition, to address the overhead caused by the safety registers, we have applied area optimization techniques to their implementation. However, this optimization can make the integration process more susceptible to errors. To avoid any integration mistakes, rigorous verification is always required, but it is time-consuming and error-prone if the verification is implemented manually when dealing with numerous verification requests. To address these challenges, we propose an automated flow for the verification of safety registers with the formal approach. The results indicate that this automated verification approach has the potential to reduce the verification effort by more than 80\%. Additionally, it ensures a comprehensive examination of every requirement of this safety library, which is reflected in faster detection of bugs. The proposed framework can be replicated for the verification of other safety components enabling an early detection of potential issues and saving valuable time and resources.

Paper Structure

This paper contains 20 sections, 1 equation, 7 figures, 2 tables.

Figures (7)

  • Figure 1: An example of a safety structure with safety components provided by the SFF library.busch2023integration
  • Figure 2: The number of redundant bits (a) and code rate (b) in a SECDED code implementation with the data width ranging from $4$ to $512$.
  • Figure 3: (a) Original design. (b) Optimized design with algorithm 1. (c) Optimized design with algorithm 2.
  • Figure 4: Proposed property generation flow for safety registers.
  • Figure 5: Simplified model for specification extraction.
  • ...and 2 more figures