Table of Contents
Fetching ...

Characterisation of individual gates using twirling circuits

David Amaro-Alcalá

TL;DR

The paper introduces a fixed-circuit twirling method based on the supermap formalism to characterize single-qubit gates, achieving a twirl equivalent to averaging over $U(2)$ without random gate sequences. It constructs an explicit circuit using a coset decomposition of a unitary 2-design, yielding a $ ext{C}_2$-twirl implemented by a fixed gate sequence with auxiliary qudits, and presents a four-measurement protocol to extract the average gate fidelity of a target gate with precise sample bounds. A key result is $\Gamma(\mathcal{T}_{\mathsf{U}(2)}[\mathcal{E}]) = I_1 \oplus (1-p(\mathcal{E})) I_3$, and a practical estimator $1-p(G) = (q_0 - q_1)/(q_2 - q_3)$ with Hoeffding-based sample size. The method offers advantages over interleaved benchmarking by removing gate-noise assumptions, enabling straightforward confidence intervals, and scalable extension to qudits and other unitary 2-designs, thus broadening the toolkit for quantum gate benchmarking in multi-qubit devices.

Abstract

We present a method to characterise qubit gates. Utilising the supermap formalism, we create a scheme for deterministic single-qubit gate analysis. Our approach introduces a new twirling process that is applied directly through fixed circuits. This method removes the requirement to average over random gates. The results enhance randomised benchmarking techniques and are suitable for experimental setups with multi-qubit control, focusing on the precise characterisation of single-qubit gates.

Characterisation of individual gates using twirling circuits

TL;DR

The paper introduces a fixed-circuit twirling method based on the supermap formalism to characterize single-qubit gates, achieving a twirl equivalent to averaging over without random gate sequences. It constructs an explicit circuit using a coset decomposition of a unitary 2-design, yielding a -twirl implemented by a fixed gate sequence with auxiliary qudits, and presents a four-measurement protocol to extract the average gate fidelity of a target gate with precise sample bounds. A key result is , and a practical estimator with Hoeffding-based sample size. The method offers advantages over interleaved benchmarking by removing gate-noise assumptions, enabling straightforward confidence intervals, and scalable extension to qudits and other unitary 2-designs, thus broadening the toolkit for quantum gate benchmarking in multi-qubit devices.

Abstract

We present a method to characterise qubit gates. Utilising the supermap formalism, we create a scheme for deterministic single-qubit gate analysis. Our approach introduces a new twirling process that is applied directly through fixed circuits. This method removes the requirement to average over random gates. The results enhance randomised benchmarking techniques and are suitable for experimental setups with multi-qubit control, focusing on the precise characterisation of single-qubit gates.

Paper Structure

This paper contains 10 sections, 2 theorems, 34 equations, 1 figure.

Key Result

Lemma 3.1

Consider a set of $d$ unitary matrices $\mathbf{U}$ acting on $\mathcal{H}_2$ and a qubit channel $\mathcal{E}$. The supermap performing the twirling operation in Eq. eq:twirl-def-operation is given by with

Figures (1)

  • Figure 1: a) Circuit implementing the $\mathsf{C}_2$-twirl. Time goes from left to right. The gate $W$ is written in \ref{['eq:twirling_gate']}. The measurement symbol amounts to discarding or tracing the state in that register. (From top to bottom) the first wire is a qubit, the second wire is a ququart, and the third wire is a qutrit. b) Circuit implementing the $\mathsf{C}_2$-twirl but now the initial state is $\ket{1}$. This step is necessary for the parameter estimation in Eqs. \ref{['eq:system_of_equations']}.

Theorems & Definitions (3)

  • Lemma 3.1: Twirling supermap
  • Lemma 3.2: Composition of twirls
  • proof