Deployment Pipeline from Rockpool to Xylo for Edge Computing
Peng Zhou, Dylan R. Muir
TL;DR
The paper tackles the challenge of deploying Spiking Neural Networks on neuromorphic hardware by introducing a Rockpool–Xylo deployment pipeline that covers network design, graph extraction, hardware mapping, quantization, deployment, and hardware validation. It defines a graph-centric mapping approach (GraphModule/GraphNode) and a Rockpool-driven hardware mapper, enabling both global and per-channel quantization and rigorous hardware configuration validation. The authors demonstrate end-to-end deployment on the Xylo HDK with validation against a bit-precise Xylo simulator (XyloSim), showing accurate hardware dynamics and facilitating energy-efficient edge computing. This workflow enhances reproducibility and scalability for neuromorphic deployments, potentially generalizable to other hardware targets beyond Xylo.
Abstract
Deploying Spiking Neural Networks (SNNs) on the Xylo neuromorphic chip via the Rockpool framework represents a significant advancement in achieving ultra-low-power consumption and high computational efficiency for edge applications. This paper details a novel deployment pipeline, emphasizing the integration of Rockpool's capabilities with Xylo's architecture, and evaluates the system's performance in terms of energy efficiency and accuracy. The unique advantages of the Xylo chip, including its digital spiking architecture and event-driven processing model, are highlighted to demonstrate its suitability for real-time, power-sensitive applications.
